Abstract-A new Schottky-gate bipolar-mode field-effect transistor (SBMFET) is proposed and verified by a two-dimensional simulation. Unlike in the case of conventional BMFET, which uses deep-diffused p + regions as the gate, the proposed device uses the Schottky gate formed on the silicon planar surface for injecting the minority carriers into the drift region. The SBMFET is demonstrated to have an improved current-gain, identical breakdown voltage, and ON-voltage drop when compared to the conventional BMFET. Since the fabrication of the SBMFET is much simpler and obliterates the need for deep thermal diffusion of p + gates, the SBMFET is expected to be of great practical importance in medium-power high-current switching applications.
I. INTRODUCTION

M
OS switches used in high-current medium-power switching applications have good switching characteristics but suffer from a high ON resistance. However, devices such as insulated-gate bipolar transistor (IGBT) and bipolar-mode field-effect transistor (BMFET) use drift-region conductivity modulation to derive very small ON resistance and hence negligible conduction losses [1] - [4] . BMFETs are also used very commonly in optical applications as an optically controlled switch [5] - [8] and have been reported both on GaAs [9] - [11] and silicon [12] - [22] . The most commonly studied BMFET devices have an n-type-epitaxial drift region and p + gates. When the p + gate is reversed biased, the BMFET operates in a unipolar mode, and the drain current is controlled similar to that in a JFET. The bipolar mode of operation starts when the p + gate is forward biased with respect to the source, resulting in a significant hole injection into the n-drift region. The presence of this hole-electron plasma in the drift region leads to a substantial conductivity modulation, resulting in a negligible saturation voltage (typically 0.2 V for Si) and, hence, a small ON resistance. However, the conventional BMFETs have deep p + -gate junctions, which require long and expensive thermal cycles for fabrication.
The main purpose of this paper is to examine if these deepdiffused p + gates can be replaced by Schottky gates while 
II. BIPOLAR-MODE OPERATION OF SCHOTTKY GATE
The cross-sectional views of the conventional BMFET and the SBMFET are shown in Fig. 1 . The device parameters (p + -gate junction depth, epilayer thickness, and its doping, channel width, source, drain, and p + -gate peak doping) are chosen based on reported results in literature [12] - [15] and are tabulated in Table I . The 2-D numerical simulations were performed using MEDICI [31] to obtain the dc characteristics of BMFET and SBMFET. The various models activated in the simulations are Fermi-Dirac distribution for carrier statistics, Klaassen's unified mobility model for dopant-dependent low-field mobility, analytical field-dependent mobility for high electric field, ionization-rate model for impact ionization, and Shockley-Read-Hall (SRH) and Klaassen Auger recombination models for minority-carrier recombination lifetime. For simulating the Schottky-gate junction properties, standard thermionic emission model is used.
The electron and hole concentrations in the n-drift region of the SBMFET are shown in Fig. 2 for different bias conditions. On forward biasing the Schottky gate, i.e., for a positive gate current, the concentration of holes and electrons in the channel rises, resulting in a conductivity modulation of the drift region. This clearly demonstrates the ability of the Schottky gate to inject excess holes into the n-drift region [32] . When the drain voltage is increased to V DS = 5 V at I G = 0.4 µA/µm, the holes are pushed deeper toward the source, making the lowresistance conductivity-modulated region shorter, as shown in Fig. 2(c) . The presence of the conductivity-modulated region and its variation with the drain voltage can also be observed by calculating the electric field in the drift region, as shown in 3 . It can be seen that, for V DS = 0.5 V, the low-electricfield region (i.e., the conductivity-modulated region) is longer when compared to V DS = 5 V.
The gate metal of the SBMFET plays a major role in facilitating the valence-electron injection into the metal and should be In order to understand the physics of the device, particularly the effect of a Schottky interface, energy-band diagrams of the metal-gate n-epilayer junction simulated using MEDICI are shown in Fig. 4 for the thermal equilibrium case and for a finite forward bias V fb , i.e., apply a positive voltage to the metal gate with respect to the n-type substrate. If a gate metal of appropriate work function is used (i.e., Φ m > Φ s ) under forward-bias conditions, the electrons from the valence band of the semiconductor also start flowing into the metal. This effect is equivalent to the holes being injected into the semiconductor [32] . The injection of holes in the n-epilayer region creates excess minority-carrier holes. To maintain quasi-neutrality, the majority-carrier electrons also get accumulated along with the minority-carrier holes, thus forming the conductivitymodulated region or hole-electron plasma region. It has been verified by simulations that the concentration of holes and electrons in the epilayer rises to nearly 2 × 10 15 /cm −3 . The increase in the concentration of electrons from the initial doping of 2 × 10 13 /cm −3 indicates the formation of a low-resistance conductivity region. From the band diagram, we also notice that under forward-bias conditions E C − E Fnfb is smaller than the E C − E Fn0 under a no-bias condition. The epilayer, however, remains electrically neutral. The concentration of electrons reduces to a low value at the metal-semiconductor interface as we move from the semiconductor to the metal side, while that of the hole concentration increases. Fig. 5 shows a comparison of the output characteristics of the BMFET with the SBMFET for the different gate metals listed above. The device shall work for all metals with Φ m > Φ s and does not depend on a particular metal or process employed. Our simulation results also indicate that for metals such as aluminum, chromium, and titanium no plasma formation takes place in the channel, and hence, they are not suitable as the gate metals. 
III. SIMULATION OF DC CHARACTERISTICS AND DISCUSSION
A. Output Characteristics
The simulated output characteristics of the SBMFET are shown in Fig. 6 for different gate currents. It can be seen that, as the drain voltage is increased, the slope of the drain current curve reduces. However, with an increasing drain voltage, the drain current continues to increase, just as in the case of a conventional BMFET, since the plasma region, which is responsible for the conductivity modulation of the drift region, is pushed away from the drain terminal. Due to the conductivity modulation of the drift region populated by holes and electrons, the saturation voltage is, however, extremely small.
B. DC Current-Gain
The current-gain curves for BMFET and SBMFET for V DS = 5 V are shown in Fig. 7 , in which we can see that the SBMFET exhibits a higher current-gain compared to the conventional BMFET. It has been shown that, for a given gate current as the gate doping increases, the epilayer gets filled by a higher carrier density, which decreases the ON resistance and results in an increased drain current [15] . The doping concentration in the p + gate is always less than the freecarrier concentration in the Schottky metal gate. Therefore, as the simulated electric-field profile for the SBMFET and BMFET devices at I G = 0.4 µA/µm and V DS = 5 V demonstrates, which are shown in Fig. 8 , the SBMFET has a better conductivity-modulated region than the BMFET, resulting in a higher drain current for a given gate current. As a result, the SBMFET exhibits a higher current-gain than the conventional BMFET.
A comparison of the current-gain for the conventional BMFET and the SBMFET for different epilayer thicknesses is shown in Fig. 9 by varying the drift-region thickness (W ) from 20 to 56 µm. It is seen that the current-gain reduces with an increasing drift-region thickness for both the devices since the drain current decreases with an increasing drift-region thickness at a fixed drain voltage. However, it is to be noticed that the SBMFET exhibits a slightly higher current-gain than the conventional silicon BMFET for any given drift-region thickness. 
C. Blocking Voltage
The blocking-voltage variation with epilayer thickness is shown in Fig. 10 for both the BMFET and the SBMFET. It can be seen that the blocking voltage increases linearly with an increasing epilayer thickness. An increase in the epilayer thickness allows the depletion region to expand, and therefore, it can support a larger reverse bias at the drain terminal [33] , [34] . The blocking voltage of the SBMFET is comparable to the conventional BMFET, except for large values of epilayer thickness. However, this is not a drawback, as practical BMFETs are seldom used with a large epilayer thickness due to the low current-gain at these thicknesses. It is thus clear that there is a tradeoff between the current-gain and the blocking voltage depending on the choice of the epilayer thickness.
It may be pointed out that the gate-to-drain breakdown voltage mainly determines the maximum blocking voltage of a BMFET device [35] . The Schottky barrier between the gate and the drain in an SBMFET breaks down slightly earlier than the p-n junction in a conventional BMFET. The SBMFET thus exhibits a slightly lower blocking voltage than a BMFET.
IV. CONCLUSION
BMFETs are an ideal choice for high-current medium-power switching applications. However, the conventional BMFETs need deep-diffused p + gates to inject minority carriers into the drift region for conductivity modulation. In this paper, for the first time, we have proposed a new SBMFET in which the Schottky gate, when forward biased, injects minority holes into the n-drift region. Our simulation results using MEDICI demonstrate that the SBMFET exhibits an improved current-gain, while its breakdown voltage and ON-state voltage are similar to that of a conventional BMFET. Since the SBMFET obliterates the need for deep p + gates, but exhibits improved performance when compared to the conventional BMFET, it is expected to be of practical importance in many switching applications. 
